

Applicant: Jin-Hyuk LEE, Gu-Sung KIM, Dong-Ho LEE and Dong-Hyeon JANG
Serial No: not yet assigned Examiner: not yet assigned
Filing Date: October 21, 2003 Group: not yet assigned
Title: METHOD FOR MANUFACTURING A WAFER LEVEL CHIP SCALE PACKAGE

INFORMATION DISCLOSURE CITATION
FORM PTO-1449 (Modified)

U.S. PATENT DOCUMENTS

<u>Exam Init</u>	<u>Ref</u>	<u>Document Number</u>	<u>Issue Date</u>	<u>Name</u>	<u>Class</u>	<u>Sub Class</u>
_____	_____					

FOREIGN PATENT DOCUMENTS

<u>Exam Init</u>	<u>Ref</u>	<u>Document Number</u>	<u>Publication Date</u>	<u>Country</u>	<u>Name</u>
_____	_____	2001-04529	1/15/2001	Korea	Sun-Jin Cho
_____	_____	2000-65487	11/15/2000	Korea	Lee and Sim
_____	_____	2000-286283	10/13/2000	Japan	Kuniyasu

OTHER DOCUMENTS

<u>Exam Init</u>	<u>Ref</u>	<u>Author, Title, Date, Pertinent Pages, Etc.)</u>
_____	_____	English language of Korean Abstract for Korean Patent Publication No. 2001-04529, filed 1/15/2001.
_____	_____	English language of Korean Abstract for Korean Patent Publication No. 2000-65487, filed 11/15/2000.
_____	_____	English language of Japanese Abstract for Japanese Patent Publication No. 2000-286283, filed 10/13/2000.

Examiner: _____

Date Considered: _____